Senior Silicon Design Engineer - Haymarket, Australia - Advanced Micro Devices

    Advanced Micro Devices
    Advanced Micro Devices Haymarket, Australia

    2 weeks ago

    Default job background
    Full time
    Description

    WHAT YOU DO AT AMD CHANGES EVERYTHING
    We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world.

    Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded.

    Underpinning our mission is the AMD culture.
    We push the limits of innovation to solve the world's most important challenges.
    We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives.

    AMD together we advance_THE ROLE:
    AMD's Australian Graphics IP team specialize in the design and verification of AMD's Graphics Processing Units (GPUs).

    As a Silicon Design Engineer, you will be involved in all aspects of front-end ASIC development including specification, modelling, design, and verification.


    THE PERSON:
    This is a graduate level suitable for final year students in Electrical Engineering, Computer Engineering, or a related field.

    The ideal candidate has the following skills:

    Communication:
    Excellent written and oral communication
    Skilled at understanding requirements and expectations, and clarifying when needed
    Able to concisely present results and status to peers and management

    Analytical ability:
    Divides an issue into its parts and use data-based decision making
    Balances big picture and detailed perspectives
    Understands complex architectural, design, and verification concepts

    Motivation:
    Proactive and self-motivating
    Seeks guidance from peers and management
    Enjoys a dynamic work environment

    Teamwork:
    Thrives in a collaborative team environment
    Respects the value of diverse perspectives
    Supports team objectives
    Continuously improve how the team meets requirements

    KEY RESPONSIBILITIES:
    Collaborate with architects, modelling engineers, design engineers, and verification engineers on specifications
    Write microarchitecture specifications, verification plans, and test plans
    Develop and maintain System Verilog/UVM test benches and formal verification environments
    Develop and maintain Verilog hardware designs
    Debug, test, analyze, and improve verification coverage of the design
    Identify and implement opportunities for improving AMD's ASIC design and verification environment

    PREFERRED EXPERIENCE:
    Hardware verification using System Verilog/UVM or formal verification methodologies
    Hardware implementation using HDLs such as Verilog or VHDL
    Software development using C or C++
    Debug of hardware or software using industry standard debug tools
    Graphics API or graphics pipeline knowledge
    Scripting languages - Python, Perl, shell
    Productivity tools – Jira, Jenkins
    Configuration Management – Perforce, GIT

    ACADEMIC CREDENTIALS:
    Bachelor or Master level degree in Electrical or Computer Engineering or a related field.

    LOCATION:
    Sydney, Australia
    #LI-FL1Benefits offered are described:
    AMD benefits at a glance.
    AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services.

    AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law.

    We encourage applications from all qualified candidates and will accommodate applicants' needs under the respective laws throughout all stages of the recruitment and selection process.

    #J-18808-Ljbffr